

Design and Analysis of Folded Cascoded Operational Trans Conductance Amplifier

Namika Kumari

Academic & Consultancy Services Division, Centre for Development of Advanced Computing,
Mohali, India

Abstract

This paper presents an optimized methodology to folded cascode operational transconductance amplifier (OTA) design. In this design all the CMOS are in saturation region in order to optimize MOS transistor sizing. Using 0.18 μ m CMOS process, a fully differential folded cascode architecture has been proposed which attains the DC gain of 67.5Db, a unity-gain frequency of 500MHz, power dissipation is 125.56 μ W, Phase Margin is 170degree, CMRR is 127.6dB and slew rate is 27.4 V/ μ s.

Keywords—Operational trans conductance amplifier (OTA); CMRR; Slew rate; power dissipation; DC Gain.

1. INTRODUCTION

Operational Transconductance Amplifier (OTA) is an important part of many analog and mixed signal systems. The topology of OTA's is a critical role in the design of low power system. The design of OTA continues to pose challenge as the supply voltage and transistor channel length scale down with each newer generation of CMOS technologies. The OTA is the versatile building block of any analog processing system. Designing these building blocks in terms of gain, power consumption and gain bandwidth product efficiently is still a challenging task. Operational Transconductance Amplifiers are mainly classified into Single ended output OTA's and Differential ended output or Fully Differential OTA's. In this paper, fully differential folded cascoded OTA's is discussed and their performances are compared with reference paper. Cascode current mirror load are used as a load.




Fig.1 Basic block diagram of OTA

The fully differential OTA's have several advantages over single-ended output OTA's such as a stable input common mode voltage, reduced harmonic distortion, doubling of the output voltage swing and suppression of coupled noise[1].

Operational Transconductance amplifier (OTA) can be considered as an exclusive case of Op-Amp in Voltage controlled current source form. An OTA which is basically a voltage to current transducer (VCT) has been receiving considerable attention due to its usefulness and versatility in many filtering and signal processing applications [2][3]. Folded cascoded is used to improve the OTA performances in terms of gain, slew rate, gain bandwidth product and power dissipation [4].

It is very crucial to design an amplifier with both high bandwidth and high gain. For high gain amplifier we use multi-stage designs, or cascade structures with long channel length transistors biased at low current levels. For high bandwidth amplifiers use single-stage designs with short channel length transistors biased at high current levels [5]. The design procedure is based on the following main parameters: DC gain, unity gain-bandwidth (UGB), input common mode range (CMR), load capacitance (C_L), power dissipation, Phase margin, and common mode rejection ratio (CMRR) [6]. The proposed OTA in this paper describes in detail on ways to enhance DC gain for the many application [7].

This paper is organized as follows folded cascoded OTA is described in section 2, simulation result in section 3. Section 4 presents the some concluding remarks are provided.

2. FOLDED CASCODED OTA

The name “folded cascode” comes from folding down n-channel cascode active loads of a differential pair and changing the n-channel MOSFETS to p-channels[8].

Table. 1 Device sizes of proposed OTA

Parameters	Values
C_L (pF)	2
Vb3(m)	-944.87
V_{dd}/V_{ss} (V)	± 1.8
Vb4(m)	600.42
Vb2(m)	-6.947




Fig. 2 Folded cascoded OTA structure

Table. 2 The specifications of the circuit.

Transistors	Width(um)	Length(um)
PM0-PM1	10	2
PM2-PM3	10	1
NM2-NM3	4	1
NM0-NM1	4	0.18
NM7	4.0	2
NM11	4.7	2
NM9	15	2

3. SIMULATION RESULT




Fig.3 Frequency response of OTA




Fig. 4 Transient response of OTA




Fig. 5 AC response with CM input range

CMRR = DC gain – CM gain

$$= 67.5 - (-60.1) = 127.6\text{dB.}$$




Fig. 6 Transient response for slew rate calculation

SLEW RATE is defined as the rate of change of the voltage per unit time. It is generally expressed in units of V/μs. The slew rate is calculated by taking average of raising and falling slope [9]. The slew rate is 27.4V/μs.

Parameters	Conventional OTA [6]	Proposed OTA
Gain (dB)	61.41	67.5
UGB (MHz)	NA	500
PM (degree)	100.21	170
CMRR (dB)	not given	127.6
Supply voltage	0.7	1.8
Power Dissipation(μW)	235.25	125.56
Slew Rate (V/μs)	not given	27.4
Technology	0.045μm CMOS	0.18 μm CMOS

4. CONCLUSION

Consequently, the synthesis of high-performance analog integrated circuits constitutes a complex activity requiring the command of many concepts. As a result, the analog designer remains a rare and highly-valued engineer worldwide. This contribution presents the strategy design of folded cascode OTA in the tsaturation region, so, the goal to reach high gain and large bandwidth has been fulfilled. Future work would involve the exploitation of these results on folded cascode OTA for all region, low consumption and wide band applications to use it in wide band analog-to-digital converters.

REFERENCES

1. Bhupendra k. Ahuja," An Improved Frequency Compensation Technique for CMOS Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, Vol. Sc-18, no. 6, december 1983
2. JosSilva-Martinez, Michel S. J. Steyaert, and Willy Sansen, "Design Techniques for High-Performance Full-CMOS OTA-RC Continuous-Time Filters," in *IEEE Journal Of Solid-State Circuits*, vol. 27, no. 7. July 1992 993

3. J.Mallek, H.Mnif, H.Daoud and M.Loulou, "A fully-differential Regulated Telescopic Operational Transconductance Amplifier," in *Recent Advances in Electrical and computer Engineering*, pp-49-52, july 1995.
4. J.P. Harvey, M.I. Elmasry and B. Leung, "STAIC: An interactive framework for synthesizing CMOS band BiCMO Sanalog circuits,"IEEE Trans.Computer-Aided Design, vol. 11, no. 11, Nov. (1992), pp. 1402-1417.
5. Sourabh singh chouhan, Devendra singh ajnar, and Pramod kumar jain, "A Description of OTA the Topologies of OTA and Discussion of Telescopic Type of OTA," in *International journal of Scientific Engineering and Technology Research*, ISSN 2319-8885 Vol.03, Issue. 16, Pages: 3448-3451, July 2014
6. H. DaoudDammak, S. Bensalem, S. Zouari, and M. Loulou," Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology," in *International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering*, Vol:2, No:9, 2008.
7. M.ahmed, I. shah, F. Tang and A. Bermak, " An improved recycling folded cascade amplifier with gain boosting and phase margin enhancement," in *IEEE International symposium on circuits and systems*, pp. 2473-2476, 2015.
8. Philip E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design" London, January 1, 1987.
9. RezaeiM, Zhian-Tabasy E, Ashtiani S J," Slew rate enhancement method for folded-cascode amplifier, *Electron Lett*, 2008, 44(21): 1227