Design and Analysis of Multimode Single Precision Floating Point Arithmetic Unit Using Verilog. int.jour.sci.res.mana [Internet]. 2017 May 20 [cited 2024 May 3];5(5):5331-5. Available from: https://ijsrm.net/index.php/ijsrm/article/view/526