Abstract

Multi-Valued Logic (MVL) traditionally relies on intermediate or analog voltage levels to represent multiple states—a constraint that has historically hindered its practical integration into digital electronics. This study presents a novel binary-domain approach for generating four deterministic logic states (00, 01, 10, 11) using standard TTL components (7404, 7408, 4030, 4077). By distinguishing binary inputs through similarity, divergence, and polarity, the proposed method activates unique output channels without necessitating analog or mid-range voltage thresholds. We provide a comprehensive Proteus-based implementation alongside oscilloscope validations at 1 kHz, 2 kHz, and 4 kHz. The experimental results demonstrate stable, non-overlapping transitions, confirming the viability of this architecture as a minimal, hardware-efficient alternative to conventional MVL systems. Furthermore, we illustrate that four such units can encode a full 8-bit byte, effectively halving the hardware requirements from eight binary channels to four relational channels.

Keywords

  • Multi-Valued Logic MVL
  • Quad-state logic
  • TTL implementation
  • Boolean hardware
  • Spectral logic

References

  1. J. Lukasiewicz, On three-valued logic, Ruch Filozoficzny 5 (1920) 169- 173.
  2. S. C. Kleene, Introduction to Metamathematics, North-Holland Publishing Company, Amsterdam, 1952.
  3. V. Beiu, R. Mardare, Why multi-valued logic is back?, in: Proc. IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2019, pp. 8-13. doi:10.1109/ISMVL.2019.00008.
  4. A. Fellouri, M. Adjailia, The executable spectral unit (esu): A solution to multi-valued logic Implementability, SSRN Electronic Journal (2025). doi:10.2139/ssrn.5664630.
  5. T. Toffoli, Programmable logic using simple logic gates, IEEE Transactions on Computers 25 (1976) 572-580.
  6. H. Yoo, D. Choi, Noise margins in quaternary cmos logic, Micro-electronics Journal 38 (2020) 1022-1029. doi:10.1016/j.mejo.2020.06.004.
  7. A. Fellouri, M. Adjailia, Transcending the forbidden through executable ternary logic: A formal experimental study, SSRN Electronic Journal (2025).
  8. URL https://ssrn.com/abstract=5375010
  9. A. Fellouri, M. Adjailia, Rgby-k3l: A spectral extension of ternary logic for flat-byte transmission, SSRN (2025).
  10. URL https://ssrn.com/abstract=5469089
  11. L. E. Ltd., Proteus design suite, version 8.15 (2024).
  12. URL https://labcenter.com/
  13. L. Lavagno, G. Martin, L. Scheffer, Electronic Design Automation for Integrated Circuits Handbook, CRC Press, 2016.